CVE Catalog

CVE-2026-53057

HighCVSS 8.8
Published: Updated: Translated: NVD NIST

Exploitation Probability (EPSS)

Low risk
0.13%

3th percentile - higher than 3% of all known CVEs

Summary

A missing TLB and context cache invalidation after updating DDT/PDT entries was found in the Linux kernel's RISC-V IOMMU driver. The RISC-V IOMMU specification (Sections 6.3.1 and 6.3.2) mandates these invalidations to ensure address translation consistency.

Risk Assessment

The lack of invalidation may cause stale translation entries to be used, breaking memory isolation between IOMMU domains. This exposes the organization to potential data leaks or hardware-level side-channel attacks.

Recommendation

Immediately update the Linux kernel to a version containing the fix that adds the riscv_iommu_iodir_iotinval() function. Prioritize patching systems using RISC-V IOMMU for virtualization or secure device isolation.

Other vulnerabilities in Linux kernel

See all
Original NVD description (English source)

In the Linux kernel, the following vulnerability has been resolved: iommu/riscv: Add IOTINVAL after updating DDT/PDT entries Add riscv_iommu_iodir_iotinval() to perform required TLB and context cache invalidations after updating DDT or PDT entries, as mandated by the RISC-V IOMMU specification (Section 6.3.1 and 6.3.2).

Vulnerability data from NVD (NIST) · CISA KEV · EPSS